How to improve the frequency of the running clock of FPGA?

There is no direct control over operating frequency in OpenCL. Loop-carried dependencies and complex loop exit conditions reduce operating frequency. Also if your design is large with a high logic utilization count, that will complicate routing and reduce operating frequency.