How to get Quartus Component Manager/Editor to recognize STD_ULOGIC???

Question

Hello,currently i am trying to generate a custom component with the Component Editor. I am developing for a Cyclone V E board and use Quartus version 19.1 Lite Edition.My issue : after adding my VHDL files to the Synthesis list, analyzing them, and setting a top level modul, no interfaces or signals are recognized.I figured out the programm does not recognize STD_ULOGIG, only STD_LOGIC. Is there any Workaround for this, i.e. settings or lines of code i can add to the top level to tell the editor, that it shall use my ULOGIC port?Thank you guys in advanceSSis

sstrell · Answer

From this article, it sounds like you just have to add the interfaces and ports manually:

https://www.intel.com/content/www/us/en/programmable/support/support-resources/knowledge-base/tools/2018/why-doesn-t-the-platform-designer-component-editor-add-all-of-my.html

#iwork4intel

syafieqs · Answer

Hi Simon,You can refer to link below for KDB related issue,https://www.intel.com/content/www/us/en/programmable/support/support-resources/knowledge-base/tools/2018/why-doesn-t-the-platform-designer-component-editor-add-all-of-my.html

Forum Discussion

How to get Quartus Component Manager/Editor to recognize STD_ULOGIC???

2 Replies

Recent Discussions

Is Quartus Prime Pro 22.4 Compatible with Stratix 10 NX Series Device?

Timing analysis - long combinational path

QuartusPro 25.3 Crashed after using the Signal Tap Logic Analyzer

Duplicate_hierarchy_depth / duplicate_register

Automatically added negative node for TDS output doesn't work with Agilex 5