Forum Discussion

GerhardCadek's avatar
GerhardCadek
Icon for New Contributor rankNew Contributor
13 days ago

How-to generate dual-port (read/write) RAM with clock enables

Following Stratix® 10 Embedded Memory User Guide (2025.07.24) chapter 2.11.6 independent clock enables are supported for read/write clock mode input/output clock mode I start a "RAM 2-port" IP g...