Altera_ForumHonored Contributor13 years agoHow to define clock while using flip flop I am new to VHDL and i am facing one problem while writing a code. In my circuit i have different components like half adder, and gate and flip flop. When i perform the check syntax, i receive an err...Show MoreNew Text Document.txt3 KB
Altera_ForumHonored Contributor13 years agoThe clue is in the error. In the "top" entity, you havent defined a clock signal or port.
Recent DiscussionsSSLC Login Issue – "You need to enroll" loop after OTP verificationFree Licence for Max+PlusIICompile option not saved (reversed to default)Connection bit order between hierarchyquartus pro 25.3 bug?