how to compile 3 vhdl program to make 1 project and compile it into flex10k up2 board

Question

hi, i have 3 vhdl file..its all my project file..how do i compile it and load it into the board because when i compile it showing top level entity undefined..im using quartus II 8.1..help me pleasee..

altera_forum · Answer

You need to write top level file, where you instantiate your project files.

altera_forum · Answer

how to write it, can you show me pleasee..?i'm really desperate right now coz i have to submit my project tomorrow...

altera_forum · Answer

Here is nice example from Altera: http://www.altera.com/support/examples/vhdl/v_hier.html  Basically you need to connect your modules together in that vhdl top level file.

altera_forum · Answer

thanks...but i don't know to connect the module together..can you show me pleasee..

altera_forum · Answer

I don't know what else you need, the link on Altera's website is the simplest way to explain how to regroup several components in a top level file.

Forum Discussion

how to compile 3 vhdl program to make 1 project and compile it into flex10k up2 board

6 Replies

Recent Discussions

recovery timing issue

error in JTAG server (error code 35) and autodetect (unable to scan device chain) Quartus 18.1

Quartus/Signaltap complains about wrong version

License issue

No access to the Self Service Licensing Center (SSLC)