How to avoid those annoying ripple/gated clocks warning in Quartus2?

Since the system clock on board is 50MHz high and in my design I need 1KHz or even lower freq clock, I’ve written a clock divider implemented by a counter, with it’s output to drive other modules. Ev...