Forum Discussion
7 Replies
- Altera_Forum
Honored Contributor
You can use a block diagram file to connect them visually...
In quartus, new file : block diagram file You can also make a third VHDL file an with PORT MAP you can connect them... But I am a beginner and I'm not sure... - Altera_Forum
Honored Contributor
thx for your reply
I have to make sure because I'm short in time I saw they add a library file and use it in other files - Altera_Forum
Honored Contributor
you don't need a library, just a port map as themanman said.
http://www.doulos.com/knowhow/vhdl_designers_guide/components_and_port_maps/ see if this helps or come back and ask questions or search for VHDL port map. there should be many resources. - Altera_Forum
Honored Contributor
you dont even need a component decalration. Its alot safer to just use direct instantiation:
my_inst : entity work.my_ent --this is the direct instantiation part port map ( ); Using this method, errors with the port map are picked up by the compiler instead of the simulator/synthesis (ie. you find errors alot quicker.) - Altera_Forum
Honored Contributor
thanks Tricky, i will try that method.
- Altera_Forum
Honored Contributor
I dont understand
I make this port map in third file or in 1 of the files - Altera_Forum
Honored Contributor
You better do it in 3rd vhdl file.
This 3rd file will have proper input/outputs and be dedicated to declaring the other two modules inside as components and then connecting inputs/outputs of these internal two modules together and with top level inputs/outputs. i.e. just structural vhdl(nothing else).