How do I connect two vhdl files

you dont even need a component decalration. Its alot safer to just use direct instantiation:

my_inst : entity work.my_ent --this is the direct instantiation part

port map (

);

Using this method, errors with the port map are picked up by the compiler instead of the simulator/synthesis (ie. you find errors alot quicker.)