How do I connect two vhdl files

You better do it in 3rd vhdl file.

This 3rd file will have proper input/outputs and be dedicated to declaring the other two modules inside as components and then connecting inputs/outputs of these internal two modules together and with top level inputs/outputs. i.e. just structural vhdl(nothing else).