Help needed for implementing CRC polynomials in verilog

Hi I'm looking for a class or module that implements a CRC generator (or checker). Thanks