Forum Discussion

ingemilo's avatar
ingemilo
Icon for New Contributor rankNew Contributor
7 months ago

Floating point operation on Cyclone 10 GX

Hello, I have a few questions regarding the way DSP resources are used in the FPGA I’m working with, a Cyclone 10 GX 10CX220YF780I5G. I want to perform an FMA (Fused Multiply-Add) operation using one...
general
Platform
FvM's avatar
FvM
Icon for Super Contributor rankSuper Contributor
6 months ago

Hi,
I believe specification of Multiply Accumulation operation in IP user guide is quite clear

   Out(t) = [Ay(t) * Az(t)] + Out (t-1) 

But it's essentially a question of hardware features. Description of DSP block architecture in Device Handbook clarifies that FP adder output is a 32-bit word, no features to recirculate a result with higher resolution as required by FMA.

Regards
Frank