roseseaNew Contributor1 year agoFIR II IP Library in Platform Designer Hi, Has anyone here ever used the FIR II IP library in Qsys for digital signal processing from the ADC output on the DE10-Standard FPGA board? Or are there any configuration examples for using t...Show More
Kshitij_IntelFrequent Contributor1 year agoHi,Can you please be specific what is the issue you are facing?Thank you,Kshitij Goel
Recent DiscussionsDuplicate_hierarchy_depth / duplicate_registerhow to reduce clock skew between synchronous clockQuartus - Users getting license Notification with new license appliedQuartus messages web search goes to IntelIs Quartus Prime Pro 22.4 Compatible with Stratix 10 NX Series Device 1SN21CEU2F55E2VG?