Failed to compile project with altlvds with external pll on Cyclone V, Quartus Standard 18.1

Hi, Could anybody give me advise what to do or try? I compile a project with 27 lvds lines running at 384MHz sampling frequency. There is 3 input clocks for each group of 9 lines separately. The re...