Forum Discussion

AntonKu's avatar
AntonKu
Icon for New Contributor rankNew Contributor
2 years ago

Failed to compile project with altlvds with external pll on Cyclone V, Quartus Standard 18.1

Hi, Could anybody give me advise what to do or try? I compile a project with 27 lvds lines running at 384MHz sampling frequency. There is 3 input clocks for each group of 9 lines separately. The re...
Hdl
AntonKu's avatar
AntonKu
Icon for New Contributor rankNew Contributor
2 years ago

Hi,

I partially solved the issue. To use lvds_serdes hardware, I had to use corner PLLs only and I cannot use the same pll output for Bank 5A and other banks at the same time. There are a few lines in documentation which describe it.

Otherwise the clock (in the end I use the same clock input) is connected to PIN_Y15.

Regards,

Anton