Forum Discussion
ShengN_altera
Super Contributor
3 years agoHi Avram,
I didn't change anything in your simulation_bad file. I just simulate it with questa starter edition and then I got different error as below:
Fatal: (vsim-3693) The minimum time resolution limit (1ps) in the Verilog source is smaller than the one chosen for SystemC or VHDL units in the design. Use the vsim -t option to specify the desired resolution.
Then, I replace msim_setup.tcl in simulation_bad file with the one in simulation_good file and everything finally work fine.
Best Regards
Sheng
p/s: If any answer from community or Intel support are helpful, please feel free to mark as solution and give Kudos.