<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="ram_1port_2010/sim/async_input_bram_player_ram_1port_2010_hohtliq.v"
   type="VERILOG"
   library="ram_1port_2010" />
 <file
   path="sim/async_input_bram_player.v"
   type="VERILOG"
   library="async_input_bram_player"
   hasInlineConfiguration="true" />
 <topLevel name="async_input_bram_player.async_input_bram_player" />
 <deviceFamily name="cyclone10gx" />
 <device name="10CX105YU484I6G" />
</simPackage>
