New ContributorError 18694 The reference clock on pll "name"
Quartus Version: Quartus Pro 20.4
Device family: Cyclone 10 Gx
Issue : error 18694 The reference clock on pll "name", which feeds an altera lvds serdes ip instance, is not driven by a dedicated reference clcok pin from the same bank.
The design is use clkin_50(50MHz) as input to int_pll ip, int_pll output(20~100MHz) to lvds tx serdes as ref clock
1. I did't assign any pin to specific location, just let software auto assign
2. when I use the same design in Arria 10 and use quaruts standard 18.1, that will be OK, no show any errors. Why this OK, but error occur whe use Cyclone 10 Gx and Quartus Pro 20.4 ?
3. I find the same issue as below, and try to use those two solution, but it still don't work.
4. Which pin is correct dedicated reference clcok pin ? I try to assign clkin_50 to AA6, AD3, AA2, AC1, L2, N1...etc, it still don't work.
