EMIF Toolkit

Question

Hi,I have compiled a test design (archive is attached) in order to use the EMIF Toolkit on our external DDR4.The commands:Initialize ConnectionsLink Project to Deviceseem to complete without error.However, when I continue to "Create Memory Interface Connection" (see photo) I am getting an error message "could not establish a connection".An additional error message appears before that "Calibration was not detected ....".The project archive and log file is attached.Any help will be much appreciated.David

zhenruan · Answer

Hi David,Please check the "emif_0_status_local_cal_fail" and "emif_0_status_local_cal_success" with signaltap. If none of them toggles please check the ddr4 reference clock. Make sure it becomes stable before the FPGA configuration done. Regards,Aaron

david32 · Answer

Hi Aaron,The DDR4 reference clock was not stable when FPGA entered user mode.I have fixed this and now the "Create Memory Interface Connection" within EMIF Toolkit does complete OK.However - there are some remaining issues withe the toolkit and the DDR4 interface.1.I have tested W/R to the DDR4 from within the system console.Up to a certain address (0xF000) the memory seems to work OK - although the number of runs was very small.From 0xF000 the DDR4 is always reading 0x0.2.Any action that I try to perform within the toolkit, such as recalibration, or margining, etc, leads to an endless loop within the tool - where I am told to WAIT.Any help on solving the above two issues would be greatly appreciated.David

zhenruan · Answer

Hi David,For a10 device how do you  write and read to the DDR4 from within the system console? I don't think you can control the traffic in this way. The TG module controls the data pattern and customer can't control the TG module. You can change the TEST_DURATION mode for the TG as the guide below:https://www.intel.com/content/www/us/en/docs/programmable/683106/21-1-19-2-0/using-the-traffic-generator-with-the.htmlTo do the recalibration, please create Memory Interface Connection first.After that run the recalibration:Please refer to the link below for more information on the operation for the Driver Margining:https://www.intel.com/content/www/us/en/docs/programmable/683106/24-1-19-2-3/driver-margining-for-emif-ip.htmlRegards,Aaron

david32 · Answer

Hi Aaron,I will answer your questions in order: 1. Since the EMIF Toolkit was not working, I added a JTAG Master to the QSYS, and temporarily removed the TG from the design.2. Using EMIF Toolkit, as I stated previously, I am doing all the steps up to, and including, Create Memory Interface Connection.However, after that point, when I try something like "Rerun Calibration", the Toolkit seems to enter an endless "WAIT" loop.I am NOT trying to exercise the TG, since I temporarily removed it from the design.Some more information though:Using system console, I can see two Masters as seen below:When I run manual memory tests (just write and read back) from the console I see a few interesting things:1. Write/Read seem to work OK up to address 0xF0002. The addresses seem to wrap around at 0x100_0000, 0x200_0000, etc.Any ideas?ThanksDavid-

zhenruan · Answer

Hi David,Please generate the ddr4 example design with the guide from the link below:https://www.intel.com/content/www/us/en/docs/programmable/683842/21-1-19-2-0/generating-the-synthesizable-emif-design.htmlYou can set the memory IO timing with the parameters got from the ddr4 device datasheet and make pin assignments for the custom board. But don't modify the design example,  the qsys file can't be changed. Test it after the compilation. Regards,Aaron

Forum Discussion

EMIF Toolkit

7 Replies

Recent Discussions

quartus ii sub app windows download is too slow.

ModelSim Intel FPGA Ed. 2020.1 not updating changes to HDL File

Quarus Prime Installer 24.1 - Error SSL Certificate, Curlcde : 60

System Console master_read_memory fails above 7688 bytes on Agilex 5 (AXE5-Eagle)

Altera SSLC License