Forum Discussion

AEsqu's avatar
AEsqu
Icon for Contributor rankContributor
5 years ago

Disable Quartus timing analyzer inverted clock

Hello, Is there a way to disable the inverted clock latch analysis in quartus 20.1 for arria 10? I had no such inverted clock analysis with the same design using Quartus 13.1 on stratix 3 , wit...
  • AEsqu's avatar
    AEsqu
    Icon for Contributor rankContributor
    5 years ago

    My colleague mentioned to me that he's not surprised that there are much more hold timing violations for smaller device node (arria 10 vs stratix 3).

    Can you confirm that it is more difficult to achieve positive hold slack on arria 10 devices compare to stratix 3 for example?