Forum Discussion
5 Replies
- Altera_Forum
Honored Contributor
Use virtual pins for all top-level ports of this portion of the design that are not device pins in the full design and that are not a clock. The assignment for this is in the Assignment Editor. Virtual pins are documented in the Quartus handbook.
Virtual pins are meant for compiling one portion of the design for bottom-up incremental compilation. I don't know whether you'll run into any simulation issues with them. - Altera_Forum
Honored Contributor
Can't you comment out those signals in the entity or even those parts of your design?
- Altera_Forum
Honored Contributor
Another option would be to use modelsim to simulate, then you can access any signal.
//Ola - Altera_Forum
Honored Contributor
--- Quote Start --- Another option would be to use modelsim to simulate... --- Quote End --- The original poster is "using block diagram entry", which can't be simulated directly with ModelSim. The .bdf file(s) would need to be converted to VHDL or Verilog using "File --> Create / Update --> Create HDL Design File for Current File". I forgot that there are more virtual-pin restrictions than just the clock input. The Quartus handbook lists which ports can't use the virtual-pin assignment. - Altera_Forum
Honored Contributor
Missed that.
Sorry! //Ola