Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

Disable pin count error for simulation in QuartusII 8.0

How can I make Quartus shut up and compile when I'm trying to compile a part of my design for simulation purposes, it gives me an error about the design having too many pins for the device I have sel...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

--- Quote Start ---

Another option would be to use modelsim to simulate...

--- Quote End ---

The original poster is "using block diagram entry", which can't be simulated directly with ModelSim. The .bdf file(s) would need to be converted to VHDL or Verilog using "File --> Create / Update --> Create HDL Design File for Current File".

I forgot that there are more virtual-pin restrictions than just the clock input. The Quartus handbook lists which ports can't use the virtual-pin assignment.