Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Design failed on board from time to time

Hi all, I have my design finished and tested on board. But sometimes it works and sometimes it doesn't. My design is a TV data stream scrambling module. It has 7 sub-modules running in p...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

I wouldn't recommend reading too much into results if timing is violated.

One way to test your design is (assuming all your 7 modules are instants of same) is to pass same input to all 7 and check their outputs). If they are different then I will blame something other than functionality of logic.

I could blame timing or other differences from various inputs.