DDR3 Controller with Qsys in ArriaV FPGA

Hello,

Has anyone this Critical Warning solved or has a tip ?

Critical Warning:

q_sys_mem_if_ddr3_emif_0_p0_pin_map.tcl:

Failed to find PLL clock for pins

:confused:

Kind regards

Gerhard