Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
7 years ago

Custom type simulation

Hi,

in my VHDL design I have custom type:

type T_STATE is (STOPPED, STARTED, RUNNING);

signal state: T_STATE;

In Simulation Waveform editor I want to see value of state signal so I go to Insert Node or Bus and I add state signal so it appears in the left column of Simulation Waveform Editor. I run simulation, however the value of state signal is always u (undefined probably). I'm sure state has always some value (STOPPED or STARTED or RUNNING). Can you please help how to display value of custom type in Simulation waveform editor?

2 Replies

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    7 years ago

    If you use the Quartus simulator, it simulates the netlist, so it will not use your custom type. You will need to use an RTL simulator, like modelsim, to be able to see your custom type.