Custom type simulation

Hi, in my VHDL design I have custom type: type T_STATE is (STOPPED, STARTED, RUNNING); signal state: T_STATE; In Simulation Waveform editor I want to see value of state signal so I go ...