Current module quartus_fit was unexpectedly terminated by signal 9

Hello, I found some other topics discussing this issue, but couldn't find an answer to my problem. Currently, my design consumes most of the a available logic in the FPGA. When I try to run the fi...