creating and encrypted netlist

I need to create an encrypted netlist for an Altera FPGA using Quartus. The process I've used in the past does not appear to work any more. How is this done now? I would appreciate a quick response