Forum Discussion

Occasional Contributor

5 years ago

Solved

CRC error check in verilog

Hi can anyone help me how to implement an verilog code to check data integrity using CRC for polynomial calculation x11+x8+x7+x6+x4+x3+x1+1. i want to check data integrity at receiver side. T...

ak6dn
5 years ago
Did you use the solution referenced in your previous post:

https://community.intel.com/t5/Intel-Quartus-Prime-Software/Help-needed-for-implementing-CRC-polynomials-in-verilog/m-p/1206976#M66104

Don't start a new post unless you really need to change the subject dramatically.

ak6dn

Regular Contributor

5 years ago

Did you use the solution referenced in your previous post:

https://community.intel.com/t5/Intel-Quartus-Prime-Software/Help-needed-for-implementing-CRC-polynomials-in-verilog/m-p/1206976#M66104

Don't start a new post unless you really need to change the subject dramatically.

Forum Discussion

CRC error check in verilog

Recent Discussions

Timing analysis - long combinational path

timing violation fix

Issues with downloading

Quartus Prime Lite 25.1 License Error - "Unable to checkout a license" (SALT_LICENSE_SERVER)

Quartus Prime Pro 26.1 - Where to find Documentation of new Signaltap features