Correct constrain (error 332060: "... was determined to be a clock but ...")

Hi,

I have a warning that I want to disappear.

"s_synth_clk was determined to be a clock but was found without an associated clock assignment"

Yes, this is a clock. Does anyone here know how I "correctly" can constrain it (and make the warning disappear)?

-----------------------------------------------------------------------------------------------------------------------------------

syntclk : process(clk, reset, synth_div, synth_tacho_en)

begin

if (synth_tacho_en = "10") then --ENABLE

if reset = '1' then

s_synth_clk <= '0';

s_synth_cnt <= (others => '0');

elsif (rising_edge(clk)) then

s_synth_cnt <= s_synth_cnt + 1;

if (synth_div(7) = '1') then

s_synth_clk <= s_synth_cnt(7);

elsif (synth_div(6) = '1') then

s_synth_clk <= s_synth_cnt(6);

elsif (synth_div(5) = '1') then

s_synth_clk <= s_synth_cnt(5);

elsif (synth_div(4) = '1') then

s_synth_clk <= s_synth_cnt(4);

elsif (synth_div(3) = '1') then

s_synth_clk <= s_synth_cnt(3);

elsif (synth_div(2) = '1') then

s_synth_clk <= s_synth_cnt(2);

elsif (synth_div(1) = '1') then

s_synth_clk <= s_synth_cnt(1);

else

s_synth_clk <= s_synth_cnt(0);

end if;

end if; --CLK

else --NOT ENABLE

s_synth_cnt <= (others => '0');

s_synth_clk <= '0';

end if;

end process;

synth_clk <= s_synth_clk;