Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

continuous averaging using VHDL

I have a question related to VHDL programming. I want to calculate the continuous average. My example code is: process (clk, reset) begin if (reset = '1') then state<=idle; out-v...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

let me give my opinion so you can sort things out after all.

use sclk through design. apply sclk to filter but clock-enabled on a pulse that indicates one adc 12 bit word is ready. take the 12 bit average and read it. that's all.

Don't use two adc for now and don't use any state machine.