Forum Discussion

maitreya_ranade's avatar
maitreya_ranade
Icon for New Contributor rankNew Contributor
6 months ago

Constraining SPI flash lines

I am trying to constrain Flash SPI lines. These are my specifications: FPGA Clock: 100MHz (Derived from PLL) SPI Clock: 50Mhz SPI Master: FPGA SPI Clock generation: FPGA The FPGA is using the...
Hdl
KennyT_altera's avatar
KennyT_altera
Icon for Super Contributor rankSuper Contributor
6 months ago

As we do not receive any response from you on the previous answer that we have provided. Please login to ‘https://supporttickets.intel.com/s/?language=en_US’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.