Constraining SPI flash lines

I am trying to constrain Flash SPI lines. These are my specifications: FPGA Clock: 100MHz (Derived from PLL) SPI Clock: 50Mhz SPI Master: FPGA SPI Clock generation: FPGA The FPGA is using the...