Code conversion

A lot of them were syntax errors, just going though them slowly. couple of other issues it the always @ compared to always_ff @. I didn't save it as .sv, with Quartos it has a selection at the beginning to choose Verilog or SystemVerilog. I chose SystemVerilog, and just did a copy paste directly in. Which I would assume would be the same as saving with a .sv extension.