clock constraint

Hi, My design includes two PLLs that generate clocks with the same frequency (128MHz) but with different phases. Both clocks feed into the "clkctrl IP," which selects the output clock through softwa...