CDC violations from DCFIFO

Question

CDC-50007 design rules violation are coming internal from DCFIFO. What is the Altera suggestion for the violation internal to the IP.

I can see DC_FIFO has false path constraint embedded in the IP. I am wondering why these violations are coming even when false path constraint there on those paths.

&nbsp;

richardt_altera · Answer

Hi M,Have you enabled the "Generate SDC File and disable embedded timing constraint" option in the IP?https://www.intel.com/content/www/us/en/docs/programmable/683522/24-2/dcfifo-timing-constraint-setting.htmlDoes compiling the standalone DCFIFO IP have the same issue?If so, could you share the design file?Regards,Richard Tan

Forum Discussion

CDC violations from DCFIFO

1 Reply

Recent Discussions

How-to generate dual-port (read/write) RAM with clock enables

Agilex 5 IOPLL Max Numbers and Tool Display Mismatch

Quartus Prime Pro Hierarchy View has blank rows for some instances

Realistic values for set_max_skew

JTAG timing violations