Forum Discussion
IKate
New Contributor
New ContributorCannot create component from template interface in Platform Designer
Hi! i try to create a component into Platform designer which includes an interface in system Verilog. I get the error "Error: Verilog HDL or VHDL XML Interface error at apescore.sv(15): port "i" ha...
Quartus Standard has limited support in SystemVerilog and you can check the Quartus Prime Standard Edition Help version > Quartus Prime Support for SystemVerilog, for the list of supported constructs.
Do note that you need to install the Intel® Quartus® Prime Help to access it.
KDB Link: https://www.intel.com/content/www/us/en/support/programmable/articles/000097917.html
For Quartus Pro, you can check it online.
Regards,
Richard Tan
RichardT_altera
Super Contributor
Super ContributorThank you for acknowledging the solution provided. I'm pleased to know that your question has been addressed.
Now, I will transition this thread to community support. If you have any further questions or concerns, please don't hesitate to reach out.
Thank you and have a great day!
Best Regards,
Richard Tan
