Forum Discussion

paw_93's avatar
paw_93
Icon for New Contributor rankNew Contributor
1 year ago

Both sides source-synchronous interface

Hi, I have a question regarding the way the sdc timing constraints affect the design. Imagine a situation where we have a source synchronous design. FPGA drives flip-flop on the ASIC side, then ASIC...