Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

annoying warning during synthesis.

Hi During synthesis I get a lot of warning saying: "Warning: Using design file some_name.vhd, which is not specified as a design file for the current project, but contains definitions for X desi...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Yes, that's definitely a pain. Good luck. Be sure to look at the .qip syntax from a piece of IP to see how they join the path to the .qip with the underlying HDL.