Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

annoying warning during synthesis.

Hi During synthesis I get a lot of warning saying: "Warning: Using design file some_name.vhd, which is not specified as a design file for the current project, but contains definitions for X desi...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Rysc I believe I have a few hundreds of files, so it is quite a tedious job, even worse, if I use the same libraries in several projects, I'll have to do it all over again. the .qip will solve that problem, just add one file (instead of adding the library.

you are correct that I use the term library in the "search path" sense, not VHDL sense.