About Quartus Prime

After adding the Verilog HDL File (named "sam") and creating the program When I compile The following error appears. “top-level design entity “sam” is undefined” Settings → General "top-level ent...