2 different clock domain for input/output data in SPI master?

Dear Sir, I had a SPI_master question needs to be confirmed. For my system, one sys_clk is 50MHz used for main clock and that SPI_master sck_o sync with sys_clk to output. Could I apply another...