Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

What size is 64K x 16 SRAM ?

dear all, am using this 64k x 16 Cypress SRAM in my qsys design and able to use my nios code in it. I presume the size of this ram is 1 Mbit ie 128 Kbyte but am able to use only 64 Kbyte of the...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

dear mr Cris72 thanks for the reply, I ll try it.

The IDR71V416 model is creating byteneable signal also (2^n bits), which i am using as Upper Byte Enable and Lower Byte Enable in my SRAM (CY7C09289V-12AC). What is the logic in using the 16..1 as address line ? Can you explain me better ? I am kind of novice with FPGA. My project offlate demands the usage.

Thanks in Advance