--- Quote Start ---
if i change the clocking scheme of project in SOPC, VIC start receiving all the interrupt.
if i assign clock to ddr2_bot_auxfull insted of ddr2_bot_auxhalf VIC start collecting all the interrupt.
but at the same time other peripheral like UART stop working.
please put light on clocking arrangement for VIC and other peripheral to work properly
--- Quote End ---
Hi Kausal,
I think that your original clocking method should be ok (although it is hard to see with a collapsed view of your SOPC design) but maybe you are facing problems with timing.
What speed do you use for your DDR controller. What speed is tha half clock? Does your design meet all timing constraints?
Although that you first must be sure that there is no hardware issue, I want to inform you that I have some doubts that the external VIC is working correctly.
The VIC is highly configurable with the BSP driver settings. Look into your BSP, go to driver tab and see all the checkboxes that you can enable/disable for preemption of the interrupts.
I asked Altera about details and they told me that if all these preemption checkboxes are disabled that the VIC should behave on a first come first served base. This should then be the same behaviour as the default internal IIC.
The strange thing however is that I tested both implementations with my current design and same MicroC/OS-II based software and that the IIC implementation works correct but the VIC implementation results in unsuspected behaviour.
To my opinion this is strange because behaviour should be the same.
Maybe you can also test in your situation if the internal interrupt controller leads to better results. I am very curious about that in your case.
So far I have been searching in this forum to any topics about the VIC and it is very weird that everybody talks about similar weird behaviour and also that nobody responds to working solutions.
I am beginning to doubt if this IP block is thoroughly tested.....or at least come to the conclusion that this IP block is not well explained and or supported with good reference designs.
regards
Honored Contributor
