Tri-state Issues

Question

I have a cyclone IV fpga based development board.The board has 16-bit ADC and DAC both sharing the 16 number of same pins .ADC and DAC IC data bus uses,same fpga pins.To share the pins usage i wanted to implement a tristate controller for both.In all the examples provided by the Altera,they use flash and external RAM.Can it be possible to share the pins of ADC and DAC ?

altera_forum · Answer

Why not simply used bidirectional ports: http://electronics.stackexchange.com/questions/33144/birectional-i-o-pin-in-verilog

I assume the ADC and/or DAC have a chip select function as well. If direction = 1 use DAC, if direction - 0 read ADC.

Forum Discussion

Tri-state Issues

1 Reply

Recent Discussions

NiosV µC/OS-II

Recommended Quartus Prime Standard Edition for Nios V Development on MAX 10 FPGA (10M25DAF4817G)

AshlingRISCFree IDE Build system: 'source directory does not appear to contain CMakeLists.txt"

Nios-V on Cyclone IV

Debug Know-How: Ashling* RiscFree* NIOS® V debug using Command Line