The problem of SRAM

Question

Hi!

I have succeed to display a image on the LCD through my LCD_CORE,thank you for your help.

But I still have a problem about the SRAM,The data bus of my SRAM is 16 bit,so I think the data I write to the SRAM which shoud be 16 bit at a time and the address should be added 2 everytime.but to my surprise in my code the data must be 32 bit and the address must be added 4 everytime which are right.and the datas I read from the address,address+1,address+2,address+3 which are same.

is there anyone can help me?

thank you!

altera_forum · Answer

Avalon-MM tri-state slaves are accessed using byte addresses. Please refer to Avalon Interface Specifications, section 3.6.2. Avalon-MM Tri-State Slave Addressing.

http://www.altera.com/literature/manual/mnl_avalon_spec.pdf?gsa_pos=1&wt.oss_r=1&wt.oss=avalon%20spec

I think you have to code your own sram-controller if you want a word access.

Jens

altera_forum · Answer

Thank you!

Forum Discussion

The problem of SRAM

2 Replies

Recent Discussions

Unable to Download top.par from Stratix 10 SDM Bootloader Design Example

Nios V Hardware Interrupt Limitations

Brand new Bittware S5-PCIe-HQ not working with Quartus 13.1 CentOS 6.5

Address Space?

Error creating Nios II Application and BSP from Template