Something strange with SOPC

--- Quote Start ---

originally posted by kalle leo@Mar 22 2006, 12:07 PM

are all the component hdl files synthesizable? i got this error message, when i tried to add hdl files that had errors in them to the component.

<div align='right'><{post_snapback}> (index.php?act=findpost&pid=13669)

--- quote end ---

--- Quote End ---

Yes! All components are correct.

Yesterday I returned to old version Q5.0 and Nios2-5.0 and didn&#39;t find this error.

These components made by q5.0 and nios-5.0 and edition of them were always successful!

Just try to edit your old component in new q5.1!

I think you would be surprised very much.

--- Quote Start ---

originally posted by kalle leo@Mar 22 2006, 06:56 PM

so you changed from 5.0 to 5.1 and got the error? well, i only have projects created with 5.1, so i can&#39;t really help you there, have you tried creating a new component instead of editing the old one?

<div align='right'><{post_snapback}> (index.php?act=findpost&pid=13684)

--- quote end ---

--- Quote End ---

Yes, I made it... Result was the same! I have got error, when I had tried to create new component with old HDL source file. This file is absolutely correct. HDL file was using in old q5.0 without any error

I have made request to altera and I am waiting answer from them

Hi slava,

Here is an idea for you to try. The original error you got was:

Error: command "quartus_map --generate_hdl_interface=C:/projects/NIOS_JPEG/ce_temp_directory/avalon_adv202.v ce_temp_directory/ce_temp_quartus_project" returned 3

quartus_map is one of the Quartus II commandline exe scripts when you run Quartus II in a dos prompt (make sure you have the quartus bin dir in your path).

Why not make a copy of your design avalon_adv202.v and run the exact command that is failing.

i.e.

quartus_map --generate_hdl_interface=C:/projects/NIOS_JPEG/test_dir/avalon_adv202.v C:/projects/NIOS_JPEG/test_dir/avalon_adv202

Perhaps it might show some errors that the GUI is not displaying.

You can pass your finding to the Altera support center - perhaps there is some incompatability in your verilog code that 5.1 is catching like `include or recurisive parameters.

I hope this helps.

Regards,

-ATJ

--- Quote Start ---

originally posted by atjung@Mar 23 2006, 01:45 AM

hi slava,

here is an idea for you to try. the original error you got was:

error: command "quartus_map --generate_hdl_interface=c:/projects/nios_jpeg/ce_temp_directory/avalon_adv202.v ce_temp_directory/ce_temp_quartus_project" returned 3

quartus_map is one of the quartus ii commandline exe scripts when you run quartus ii in a dos prompt (make sure you have the quartus bin dir in your path).

why not make a copy of your design avalon_adv202.v and run the exact command that is failing.

i.e.

quartus_map --generate_hdl_interface=c:/projects/nios_jpeg/test_dir/avalon_adv202.v c:/projects/nios_jpeg/test_dir/avalon_adv202

perhaps it might show some errors that the gui is not displaying.

you can pass your finding to the altera support center - perhaps there is some incompatability in your verilog code that 5.1 is catching like `include or recurisive parameters.

i hope this helps.

regards,

-atj

<div align='right'><{post_snapback}> (index.php?act=findpost&pid=13702)

--- quote end ---

--- Quote End ---

I have tried today to do it and I got other error http://forum.niosforum.com/work2/style_emoticons/<#EMO_DIR#>/laugh.gif

without any description of error. http://forum.niosforum.com/work2/style_emoticons/<#EMO_DIR#>/blink.gif

I am waiting response for my request from altera. Now altera say

".... in the sp2, we might add more rules while doing so than in earlier version, thus you can not pass this process. you can send me your code files, so that i can check for you where the problem could be."

I have the same problems here.

Sometimes we also see only that quartus_map returned Error 3 but starting quartus_map from a command prompt did not show where the problem is.

This message can get more wore worse if you just get the information about a quartus message (10000) without any notice why what where ... and if you just compile the sourcefile with quartus you wont get any warning or error.

The only thing we discovered here is that if the sourcefile the sopc wants to use for a custom component has parameters used by some state machines (we use verilog) then we get these error messages returncode 3 and / or quartus message id 10000.

Now we currently modify the ptf files by hand as the sopc is now unable to create a component out of the source file but quartus is still very happy to compile the stuff.

BTW has anybody found a documentation what these message ID&#39;s 3 or 10000 (and others) mean ?

Regards.

Michael Schmitt

--- Quote Start ---

originally posted by mschmitt@Mar 23 2006, 12:09 PM

i have the same problems here.

sometimes we also see only that quartus_map returned error 3 but starting quartus_map from a command prompt did not show where the problem is.

this message can get more wore worse if you just get the information about a quartus message (10000) without any notice why what where ... and if you just compile the sourcefile with quartus you wont get any warning or error.

the only thing we discovered here is that if the sourcefile the sopc wants to use for a custom component has parameters used by some state machines (we use verilog) then we get these error messages returncode 3 and / or quartus message id 10000.

now we currently modify the ptf files by hand as the sopc is now unable to create a component out of the source file but quartus is still very happy to compile the stuff.

btw has anybody found a documentation what these message id&#39;s 3 or 10000 (and others) mean ?

regards.

michael schmitt

<div align='right'><{post_snapback}> (index.php?act=findpost&pid=13714)

--- quote end ---

--- Quote End ---

Dear Michael Schmitt!

We are wating response from altera now. When we would get it I could give it to all.

Hi All!

Now altera have answered me

and l should replace lines

parameter[3:0] iaddr = 4&#39;hb;

parameter[3:0] idata = 4&#39;hc;

with lines

parameter iaddr = 4&#39;hb;

parameter idata = 4&#39;hc;

The reason is "This can not pass the component editor"

I do not try to do this still but I am shocked http://forum.niosforum.com/work2/style_emoticons/<#EMO_DIR#>/blink.gif

Hi all!

from altera

parameter [3:0] will define the data as the vector signal. however, the parameter defines the data to be integer. as you know, in the code design, the bit width define is not so necessary for the parameters.

Very excellent!

Not so necessary width define has rised error!

http://forum.niosforum.com/work2/style_emoticons/<#EMO_DIR#>/blink.gif