Forum Discussion
tehjingy_Altera
Regular Contributor
2 years agoHi
I am still investigating issue with our engineering team.
Narrowed down to racing condition between CPU and Flash where CPU gets halted due to invalid data from Flash when data ready signal is toggled.
Experimenting with various method to delay the CPU initialization so that EPCQ flash could be fully initialized before CPU reads the flash image