Forum Discussion
Nios-V .elf download failure
- 11 months ago
Hi Balerion,
When you are able to download the elf using the --go command, it is likely that your setup on the board is correct alreadyThere is an update by the way. I tried the command
*****************************************************************
"niosv-download.exe app.elf --go"-> Hello Nios V World!
*****************************************************************
And you saw this error when trying to connect with RiscFree
Initializing connection ...
Cannot set the JTAG frequency, continuing with auto adjust mode
Connected to target device with IDCODE 0x2e240dd using USB-Blaster-2 (1) via JTAG at 24.00MHz.
Info : Active Harts Detected : 1
Info : Core[0] Hart[0] is in halted state
Info : [0] System architecture : RV32
Info : [0] Number of hardware breakpoints available : 1
Info : [0] Number of program buffers: 8
Info : [0] Number of data registers: 2
Info : [0] Memory access -> Program buffer
Info : [0] Memory access -> Abstract access memory
Info : [0] CSR & FP Register access -> Abstract commandsWaiting for debugger connection on port 56767.
Press 'Q' to Quit.This could be your RiscFree's setting or your host system's setting not set correctly.
Likely Root Causes
GDB Server launched by risc free failes to connect IDE cannot detect the prompt (gdb) migh due to the followinga) Firewall/antivrus is blocking the local host port access
b) IDE times out before connection is established
c) There is a mismatch in how the debug config launches
Possible Fix
a) Temporarily disable antivirus / firewall
b) Try launch RiscFree as administrator
c) Increase debugger timeout (if IDE allows)
Please let me know the result after you try the step and provide screenshot if possible.Regards,
Boon Khai
Hi,
Currently, I am not able to share the FPGA design directly. But, I have an update in Arria-10 board. I used to get the error
*****************************************************************
Initializing connection...
Cannot set the JTAG Frequency, continuing with auto adjust mode.
Error occured during enumeration of RISC-V harts(no hart found).
*****************************************************************
A few changes done in FPGA design. Currently, I am getting the error as
*****************************************************************
Error in services launch sequence
GDB prompt not read
and when I look at the console I see,
Initializing connection ...
Cannot set the JTAG frequency, continuing with auto adjust mode
Connected to target device with IDCODE 0x2e240dd using USB-Blaster-2 (1) via JTAG at 24.00MHz.
Info : Active Harts Detected : 1
Info : Core[0] Hart[0] is in halted state
Info : [0] System architecture : RV32
Info : [0] Number of hardware breakpoints available : 1
Info : [0] Number of program buffers: 8
Info : [0] Number of data registers: 2
Info : [0] Memory access -> Program buffer
Info : [0] Memory access -> Abstract access memory
Info : [0] CSR & FP Register access -> Abstract commands
Waiting for debugger connection on port 56767.
Press 'Q' to Quit.
*****************************************************************
Is there anything here that may help us to solve the problem? What I notice is that core gets in halted state. That may cause such an issue?
Thanks,
Balerion