Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

NIOS II Processing Getting Reset with SDRAM

I have developed a hardware design with Nios II processor using the DE0 board with Quartus v12. I am using a cpu, a sys clk timer, an interval timer, jtag uart, system id, sdram and pios. . When I ru...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

Either your software has a bug, or your hardware has a bug. Assuming you didn't add a watchdog, theres no "feature" anywhere that is going to reset your system periodically.

The hardware bug would be in the area of the SDRAM and is easiest to test, simply by adding the Avalon-MM Traffic Generator and BIST Engine and let it run for a bit.