Altera_Forum
Honored Contributor
19 years agonios debug freezing
Normally,my design works well, but sometimes I do a little change in the fpga design,such as put a signal on an output pin for test. run nios ide. after nios finish downloud SW and jump in debug windows, there is no response again.no waring no error. software can not enter main() . if restored old desgin, everything is ok. we desgin the old prj in q4.1 and nios 4.1. all of the design are write by vhdl and verilog.
nowadays, we compile the old one in q5.0 and nios5.0. so... give me a hand.